__ __ ___ _ __ (_)| | ___ __ _ _ __ __ _ _ __ ___ ___ _ __ \ \ / / / _ \| '__|| || | / _ \ / _` || '_ \ / _` || '__|/ __| / _ \| '__| \ V / | __/| | | || || (_) || (_| || |_) || (_| || | \__ \| __/| | \_/ \___||_| |_||_| \___/ \__, || .__/ \__,_||_| |___/ \___||_| |___/ |_|
Overview
Simple verilog parser and simulator in python
Installation
Source Code
- Download Version 0.23 or Latest Source
- Run
pip install -r requirements.txt
orpip3 install -r requirements.txt
(Need root access) -
python3 setup.py install
orpython setup.py install
(Need root access)
PyPI
- Check Python Packaging User Guide
-
pip install verilogparser
orpip3 install verilogparser
(Need root access)
Usage
CLI
- Test All Cases :
python -m verilogparser file.v all
- Test Random Cases :
python -m verilogparser file.v random test_number(*optional)
- Manually Test :
python -m verilogparser file.v input input_vector
- Module Detail :
python -m verilogparser file.v detail
- Deductive Simulation :
python -m verilogparser file.v input 1,1 deductive
orpython -m verilogparser file.v all deductive
- Delay Simulation :
python -m verilogparser file.v input 1,1 time slot
Outputs
- Delay analysis in
filename_time.csv
- Deductive simulation in
filename.ds
- Logic analysis in
filename.csv
andfilename.log
Issues & Bug Reports
Just fill an issue and describe it. I'll check it ASAP! or send an email to sepand@qpage.ir.
Contribution
You can fork the repository, improve or fix some part of it and then send the pull requests back if you want to see them here. I really appreciate that.
Remember to write a few tests for your code before sending pull requests.
License
Donate to our project
Bitcoin :
1XGr9qbZjBpUQJJSB6WtgBQbDTgrhPLPA